You are about to access our book library "Logic Synthesis and SOC Prototyping: RTL Design using VHDL full version" .